

1 What is Claimed is:

2
3 1. An isolation structure for a semiconductor assembly comprising:

4
5 a first trench in a semiconductive substrate;

6 a second trench extending the overall trench depth in said semiconductive substrate
7 by being aligned to said first trench;

8 an insulation material substantially filling said first and second trenches.
9

10
11 2. The isolation structure as recited in claim 1, wherein an overall depth of said first
12 and second trenches is two times the depth of a bordering diffusion region where the
13 depth of the diffusion region is determined by the depth of an area containing at
14 least approximately 90% concentration of conductive atoms.
15

16
17 3. The isolation structure as recited in claim 1, wherein said first trench is lined with a
18 dielectric material that is the same type of material as said insulation material.
19

20
21 4. The isolation structure as recited in claim 1, wherein said first trench is lined with a
22 dielectric material that is chemically different than said insulation material.
23

24
25 5. The isolation structure as recited in claim 4, wherein said dielectric material
26 comprises nitride and said insulation material comprises oxide.
27

28
29 6. The isolation structure as recited in claim 1, wherein said semiconductive substrate
30 comprises silicon.

1 7. An isolation structure for a semiconductor assembly comprising:

2

3 a first trench in a semiconductive substrate;

4 a second trench extending the overall trench depth in said semiconductive substrate

5 by being aligned to said first trench;

6 a planarized insulation material substantially filling said first and second trenches.

7

8

9 8. The isolation structure as recited in claim 7, wherein an overall depth of said first

10 and second trenches is two times the depth of a bordering diffusion region where the

11 depth of the diffusion region is determined by the depth of an area containing at

12 least approximately 90% concentration of conductive atoms.

13

14

15 9. The isolation structure as recited in claim 7, wherein said first trench is lined with a

16 dielectric material that is the same type of material as said insulation material.

17

18

19 10. The isolation structure as recited in claim 7, wherein said first trench is lined with a

20 dielectric material that is chemically different than said insulation material.

21

22

23 11. The isolation structure as recited in claim 10, wherein said dielectric material

24 comprises nitride and said insulation material comprises oxide.

25

26

27 12. The isolation structure as recited in claim 7, wherein said semiconductive substrate

28 comprises silicon.

29

30

- 1 13. A semiconductor assembly having at least one isolation structure comprising:
2
3 a first trench in a semiconductive substrate;
4 a second trench extending the overall trench depth in said semiconductive substrate
5 by being aligned to said first trench;
6 an insulation material substantially filling said first and second trenches;
7 said isolation structure separating a non-continuous surface of a conductive region.
8
9
- 10 14. The isolation structure as recited in claim 13, wherein an overall depth of said first
11 and second trenches is two times the depth of a bordering diffusion region where the
12 depth of the diffusion region is determined by the depth of an area containing at
13 least approximately 90% concentration of conductive atoms.
14
15
- 16 15. The isolation structure as recited in claim 13, wherein said first trench is lined with a
17 dielectric material that is the same type of material as said insulation material.
18
19
- 20 16. The isolation structure as recited in claim 13, wherein said first trench is lined with a
21 dielectric material that is chemically different than said insulation material.
22
23
- 24 17. The isolation structure as recited in claim 16, wherein said dielectric material
25 comprises nitride and said insulation material comprises oxide.
26
27
- 28 18. The isolation structure as recited in claim 13, wherein said semiconductive substrate
29 comprises silicon.
30

- 1 19. A semiconductor assembly having at least one isolation structure comprising:
2
3 a first trench in a semiconductive substrate;
4 a second trench extending the overall trench depth in said semiconductive substrate
5 by being aligned to said first trench;
6 a planarized insulation material substantially filling said first and second trenches;
7 said isolation structure separating a non-continuous surface of a conductive region.
8
9
- 10 20. The isolation structure as recited in claim 19, wherein an overall depth of said first
11 and second trenches is two times the depth of a bordering diffusion region where the
12 depth of the diffusion region is determined by the depth of an area containing at
13 least approximately 90% concentration of conductive atoms.
14
15
- 16 21. The isolation structure as recited in claim 19, wherein said first trench is lined with a
17 dielectric material that is the same type of material as said insulation material.
18
19
- 20 22. The isolation structure as recited in claim 19, wherein said first trench is lined with a
21 dielectric material that is chemically different than said insulation material.
22
23
- 24 23. The isolation structure as recited in claim 22, wherein said dielectric material
25 comprises nitride and said insulation material comprises oxide.
26
27
- 28 24. The isolation structure as recited in claim 19, wherein said semiconductive substrate
29 comprises silicon.
30

- 1 30. The process as recited in claim 25, wherein said step of forming an insulative
2 material comprises:
3
4 annealing said semiconductor assembly in the presence of an oxidizing agent.
5
6
- 7 31. The process as recited in claim 25, wherein said insulative material and said
8 dielectric lining are the same material.
9
10
- 11 32. The process as recited in claim 31, wherein said dielectric lining inhibits becoming
12 oxidized.
13
14
- 15 33. The process as recited in claim 25, wherein said process uses only one mask to form
16 said device isolation.
17
18
- 19 34. A process for forming device isolation for a semiconductor assembly, said process
20 comprising the steps of:
21
22 forming a first trench into a semiconductor substrate;
23 forming a dielectric lining on the surface of said first trench;
24 forming a semiconductive spacer along the sidewall of said first trench;
25 forming a second trench into said semiconductor substrate assembly at the bottom
26 of said first trench by using said semiconductive spacer as an etching guide;
27 forming an insulative material in said first and second trenches, said insulative
28 material substantially consuming said semiconductive spacer and thereby
29 substantially filling said first and second trenches;
30 planarizing said insulative material;

wherein said process uses only one mask to form said device isolation.

35. The process as recited in claim 34, wherein an overall depth of said first and second trenches is two times the depth of a bordering diffusion region where the depth of the diffusion region is determined by the depth of an area containing at least approximately 90% concentration of conductive atoms.

36. The process as recited in claim 34, further comprising the step of forming an insulation layer on said semiconductor substrate prior to said step of forming a first trench.

37. The process as recited in claim 34, wherein said step of forming an insulative material comprises:

annealing said semiconductor assembly in the presence of an oxidizing agent.

38. The process as recited in claim 34, wherein said insulative material and said dielectric lining are the same material.

39. The process as recited in claim 34, wherein said dielectric lining inhibits becoming oxidized.

1 40. A process for fabricating a semiconductor assembly having device isolation, said
2 process comprising the steps of:

3
4 forming a mask over a silicon substrate assembly;
5 forming a first trench into said silicon substrate assembly using said mask as an
6 etching guide;
7 forming an oxide layer on the surface of said first trench;
8 forming a silicon spacer on the sidewall of said first trench;
9 forming a second trench into said silicon substrate assembly at the bottom of said
10 first trench by using said silicon spacer as an etching guide;
11 forming an oxide filler in said first and second trenches, said oxide substantially
12 consuming said silicon spacer and thereby substantially filling said first and second
13 trenches;
14 planarizing said oxide filler.

15
16
17 41. The process as recited in claim 40, wherein an overall depth of said first and second
18 trenches is two times the depth of a bordering diffusion region where the depth of
19 the diffusion region is determined by the depth of an area containing at least
20 approximately 90% concentration of conductive atoms.

21
22
23 42. The process as recited in claim 40, further comprising the step of forming an
24 insulation layer, comprising oxide and nitride, on said semiconductor substrate prior
25 to said step of forming a first trench.

26
27
28 43. The process as recited in claim 40, wherein said step of forming an insulative
29 material comprises:
30

annealing said semiconductor assembly in the presence of an oxidizing agent.

44. The process as recited in claim 40, further comprising the step of:

forming a conformal layer of polysilicon into said first and second trenches prior to said step of forming an oxide filler.

45. A process for fabricating a semiconductor assembly having device isolation, said process comprising the steps of:

forming a mask over a silicon substrate assembly;

forming a first trench into said silicon substrate assembly using said mask as an etching guide;

forming a nitride layer on the surface of said first trench;

forming a silicon spacer on the sidewall of said first trench;

forming a second trench into said silicon substrate assembly at the bottom of said first trench by using said silicon spacer as an etching guide;

forming an oxide filler in said first and second trenches, said oxide substantially consuming said silicon spacers and thereby substantially filling said first and second trenches;

planarizing said oxide filler.

46. The process as recited in claim 45, wherein an overall depth of said first and second trenches is two times the depth of a bordering diffusion region where the depth of the diffusion region is determined by the depth of an area containing at least approximately 90% concentration of conductive atoms.

1 47. The process as recited in claim 45, further comprising the step of forming an oxide
2 layer on said semiconductor substrate prior to said step of forming a first trench.
3

4
5 48. The process as recited in claim 45, wherein said step of forming an insulative
6 material comprises:

7
8 annealing said semiconductor assembly in the presence of an oxidizing agent.
9

10
11 49. The process as recited in claim 45, further comprising the step of:
12
13 forming a conformal layer of polysilicon into said first and second trenches prior to
14 said step of forming an oxide filler.
15

16
17 50. A process for forming device isolation for a semiconductor assembly, said process
18 comprising the steps of:

19
20 forming a trench into a semiconductor substrate;
21 forming a dielectric lining on the surface of said trench;
22 forming a semiconductive spacer along the sidewall of said trench;
23 forming an insulative material in said trench, said insulative material substantially
24 consuming said semiconductive spacer and thereby substantially filling said trench.
25

26
27 51. The process as recited in claim 50, wherein an overall depth of said trench is two
28 times the depth of a bordering diffusion region where the depth of the diffusion
29 region is determined by the depth of an area containing at least approximately 90%
30 concentration of conductive atoms.

1 52. The process as recited in claim 50, further comprising the step of forming an
2 insulation layer on said semiconductor substrate prior to said step of forming a
3 trench.

4
5
6 53. The process as recited in claim 50, wherein said step of forming an insulative
7 material comprises:

8
9 annealing said semiconductor assembly in the presence of an oxidizing agent.
10

11
12 54. The process as recited in claim 50, wherein said insulative material and said
13 dielectric lining are the same material.

14
15
16 55. The process as recited in claim 50, wherein said dielectric lining inhibits becoming
17 oxidized.

18
19
20 56. The process as recited in claim 50, wherein said process uses only one mask to form
21 said device isolation.